Abstract-
of the process, indium-gallium-zinc oxide (IGZO) thin-film transistors (TFTs) are becoming mainstream technology for the flat panel display (FPD) industry [7] . The increasing stability of the TFT technology initiates the expansion of the technology to other applications, such as sensor applications for environment sensitive products or medical prevention and diagnosis [8] . Moreover, Internet-of-Everything evolution demands sensor-ready RFID tags, preferable by monolithic integration of humidity, pressure, or temperature sensors on IC. The revolution of smart environment-aware tags needs analogto-digital converters (ADCs) on flexible substrates to not only be surface-shape independent but also low-cost in order to be suitable for short lifetime and nonreusable everyday applications (see Fig. 1 ).
For RFID applications, poly-silicon TFTs have high cost, are nonuniform over large area, and have high leakage [9] , [10] . Organic TFT is not yet fully industry mature and with small performance [11] [12] [13] [14] [15] . Amorphous silicon TFT, despite being the mainstream FPD technology are very slow and lack stability [13] . On the other hand, dual-gate (DG) etchstop-layer (ESL) IGZO TFTs have fair stability, extremely low leakage currents [16] , low fabrication cost, and fair uniformity at room temperature fabrication [17] , [18] and are compatible with flexible substrate. Recently, an asynchronous delta-sigma modulator on foil was presented [19] , generating pulsewidth modulated (PWM) signal at mW-range power dissipation. In this paper, we propose a six-pin RFID-ready self-biased successive approximation (SAR) C-2C ADC with integrated digital control, references, and sensor readin using DG IGZO TFTs on a very thin flexible substrate and demonstrate it with a printed sensor as well.
II. METAL OXIDE TECHNOLOGY

A. Fabrication Process
A DG top-contact TFT with an ESL was fabricated on 32 cm × 35 cm (first generation) Toyobo 40-μm thick polyimide (PI) substrates [17] , [18] . A molybdenumchromium (MoCr) metal was deposited using sputtering for gate metal and first interconnect layer. A 200-nm-thick plasmaenhanced chemical vapor deposited (PECVD) SiO 2 gate dielectric layer was deposited at 250°C followed by the deposition of the 12-nm-thick IGZO layer using dc sputtering.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. A 100-nm-thick SiO 2 layer was grown using PECVD on the top of the patterned semiconductor. A MoCr layer was sputtered for source-drain contact metals (SD metal) and second interconnect metal layer. The TFT stack was encapsulated with a 2.2-μm-thick photopatternable SU8 layer. The third 100-nm-thick MoCr metal layer (Top metal) was deposited on top and patterned. A schematic cross section of the ESL TFT layout together and a metal-insulator-metal (MIM) capacitor are shown in Fig. 2 . The second gate (BG) is located between the source and drain contact, routed in the same metal layer as source drain.
B. Technology Mismatch
In Fig. 3(a) and (c), the global wafer-2-wafer median threshold voltage V T = 3.7 V (σ V T −W 2W = 0.2 V) and median charge-carrier mobility μ = 12.7 cm 2 /Vs (σ μ = 1.78 cm 2 /Vs) over three wafers (840-cm 2 total area) are shown. Focusing on wafer level, standard deviations of the The aforementioned local variability is translated to an input offset of median value of V OFFSET = −32 mV (σ V OFFSET = 42 mV) (see Fig. 4 ), for a diode-load differential amplifier (DA) [see Fig. 10(b) ] at a power supply of V dd = 15 V. The transfer curves in Fig. 4 are from 24 samples over 280-cm 2 area. In the inset of Fig. 4 , the distribution of the extracted input offset of the DAs is shown. The input offset is a limiting factor for ADC resolution and has to be compensated for when a practical ADC is aimed.
In Fig. 5 , the offset between two neighboring TFTs for various channel widths (W ) for normal interdigitated and intermixed fingers of two TFTs is shown. Parameters, such as the median and standard deviation of the absolute of the difference of threshold voltage (|V T | median and σ |V T |) of 119 pairs of neighboring TFTs (W = 2000, 1000, 500, and 300 μm and L = 30 μm), are plotted, suggesting the Pelgrom law for both normal and intermixed finger configuration. The intermixed TFTs have better or equally good uniformity figures than the normal finger configuration. In addition, A |V T | is calculated as 3.48 Vμm for normal and 1.74 Vμm for intermixed, suggesting a stronger WL dependence of the |V T | of normal paired TFTs than intermixed. Intermixed finger configuration is used for IGZO TFT DAs on flexible substrate to improve matching. 
III. DETAILS ON BLOCKS DESIGN
The selected ADC architecture for an RFID-ready sensor system on plastic foil is an SAR ADC. SAR systems have lower power dissipation compared to other architectures, good resolution and accuracy, and a relative small form factor in their C-2C implementation. The low power dissipation of SAR ADC systems is a major advantage when a unipolar technology is used and a mobile RF-powered application is targeted. Moreover, the metal-oxide technology offers excellent MIM capacitor uniformity, which is a basic device of the C-2C SAR architecture (see Fig. 6 ).
In Fig. 6 , a high-level block diagram of the implemented C-2C SAR ADC is shown. The ADC comprises of six main blocks: the digital-to-analog converter (DAC) networks, a comparator with offset cancellation, a dc bias circuitry, a digital control circuit (DCC), the read-in circuitry of the sensor, and the reference resistors. All blocks are integrated on a 40-μm-thick PI foil (see Fig. 19 ). The six required external pins are illustrated as well. In Sections III-A-III-D, all the blocks are described, explaining in parallel the decisions that are made toward an RFID-ready robust temperature-tracking system on plastic foil.
A. Analog Blocks
The analog blocks of the designed ADC are a comparator, inverters and buffers, dc bias circuitry, and Dickson's charge pump. In the following, before the various blocks are analyzed, the used DG small-signal model is briefly described and supported with measurement results. capacitors from the two gate nodes to source and drain nodes. Moreover, the output resistance r o is depended both to gate voltage (V GS ) and to the BG voltage (V bGS ), respectively. The width of the BG improves the output resistance, as shown in Fig. 8 , from measurements of TFTs with various widths of the BG (W BG = 0 to 35 μm), where W BG = 0 means that no BG is present.
The BG transcondactance g m,BG is given g m,bG = η · g m . The effect of the amplification factor η can be seen in Fig. 9 [21] , where I DS of a DG IGZO TFT of W/L = 500 μm/30 μm and the corresponding total transconductance g mT = g m +g m,BG is plotted when the BG is biased for various voltages from V BG = 0 V to up to 6 V.
2) Differential Amplifiers: The basic block of the comparator is the DA. In order to increase the yield of the design, various DA topologies are investigated to identify the most robust topology. The BG of the TFT is used accordingly to improve the performance and the yield of the designs. Diodeconnected load is used due to the lack of complementarytype TFT. Zero-V GS (or gate-source shorted) load is not investigated due to the <pA-range drain current at V GS = 0 V (limited by measurement setup) of DG-ESL technology, as shown in Fig. 9 . In addition, feedback is used to improve the specifications of the DAs. Increasing the gain of a single stage can reduce the number of stages of the comparator, namely, the complexity, area, and yield of the overall design. Other parameters that are considered are the input offset, the input common-mode range (V ICM ), and the 3-db bandwidth of the designs (BW).
In In the DGDL topology, the BG of the current-source TFT T 0 and the load TFTs T 3,4 are connected to the source to increase the output resistance, as shown in Fig. 8 . Moreover, the BG of the input TFTs T 1,2 are connected to the gates to increase g mT , as shwon in Fig. 9 . In Fig. 11 , the measured dc gain of 12 samples of DGDL DA and six samples of SGDL over 280 cm 2 are shown. The median value of measured dc gain of the DGDL DA is 8.72 V/V and for SGDL 3.7 V/V. The spread of the measured gain is marginally better for the SGDL where the standard deviation of the measured gain is 0.5 V/V (15% of actual gain) compared to 0.88 V/V (10% of actual gain) for DGDL. The measured input common-mode range of the DGDL DA is V ICM = 6 V for V dd = 15 V. The measured power supply rejection ratio (PSRR) of the DGDL DA is PSRR dgdl = 47 dB and the common-mode rejection ratio (CMRR) of the DGDL DA is 60 dB for V dd = 15 V. PSRR is measured at V dd = 10 V and at 15 V. The DGDL DA offers good robustness statistics and decent performance numbers.
In Fig. 10(c) , the in-stage BG feedback (ISFB) DA is shown. The BG of input TFTs is cross connected to the output nodes of the DA providing positive feedback. The gain of this topology is given by A ISFB = g m,2 /(g m, 4 − g m,bG2 ). In Fig. 12, (a) the absolute of the measured dc gain and (b) the measured output voltage response of the two outputs of the DA are shown for various common-mode input (V ICM ) voltages. The gain of the DA is dropping dramatically when V ICM of the input transistors is under 8.25 V and decreases slowly over 9.25 V. Therefore, the common-mode input range is very limited (<1 V) for this topology. The common-mode input range can be increased by design in expense of the dc gain.
Finally, driving the current-source TFTs, T 0,a and T 0,b , from the outputs of the DA [see Fig. 10(d) ], i.e., a LCMF, gives an increased gain compared to DGDL but not for V ICM = V dd /2. In Fig.13, (a) and the differential input range (V IN ) is also narrower than the diode load topology, as shown in Fig. 13 (a) compared to Fig. 11 . For V IN > 0.2, the gain reduces down to ∼2 V/V. In Fig. 13(b) , the reduction of the gain of the LCMF topology is illustrated for larger V ICM . Notice that the dc bias on the gate of the input transistors, T1 and T2, has to be lower than V dd /2 to bias, T 0,a and T 0,b , in linear regime.
All DG topologies are giving promising experimental results in different specifications and, thus, are being investigated experimentally in comparator's topology, to evaluate their yield and robustness, in Section III. DGDL topology has best yield and offset performance, the LCMF needs less bias nodes, and the back gate feedback topology (ISFB) has promising gain performance. The channel widths over lengths (W/L) for the experimental results of all topologies presented in this section are given in Table I. 3) Comparator: In this section, various comparators are formed by cascading three stages of DG DAs topologies from Section II. The main target is to achieve a robust differential dc gain above 60 dB. Wide common-mode input range will broaden applications spectrum and increase the resolution of the ADC. High PSRR is targeted due to expected ringing from rectified RFID-harvested power. In addition, high CMRR will improve immunity to noise interference. Speed is not a main concern since the main application of the developed ADC is a temperature sensor system. Besides the selected DA topologies, another variant, applying feedback to the input TFTs of each stage from the next stage feed back (NSFB), is introduced and evaluated. In Fig. 14 , the Bode gain plot of all four comparator topologies are plotted for a load of 25 pF and for V dd = 15 V. The designs are optimized for max gain performance, except from the NSFB comparator which is optimized for speed. The second and third stage of the NSFB design has W 1,2 four times smaller than the W 1,2 of 1 st stage. The ISFB design has the highest ac gain of 50 dB and BW of 100 Hz. The LCMF has lower gain of 49.2 dB but it is faster. A BW of 200 Hz is achieved, most likely because of higher bias currents. The DGDL has slightly lower gain (47.2 dB) and BW of 120 Hz. The smaller input transistors of the second and third stage of the NSFB is indeed increasing the bandwidth of the topology but it results in the smallest gain (46.5 dB).
In addition, in Table II , measurements for the CMRR, PSSR, and common-mode input range are shown. The DGDL design has decent performance in all parameters in addition to robustness, as shown in Fig. 4 . Similar numbers are also demonstrated from the ISFB topology, plus the extra wide input range, most likely caused by the extra gain push by the BG. LCMF is last in our choices due to the narrower ICM, which actually is also under V dd /2. Improvement of PSSR and CMRR performance is noticed when bias TFT T 0 is doubled in width, most likely due to the larger bias current. PSSR and CMRR performances are measured in dc mode. The chosen comparator architecture for the ADC is the DGDL with TFTs: T 1,2 = 2 mm/30 μm, T 3,4 = 20 μm/80 μm, and T 0 = 400 μm/30 μm (see Table III ).
4) Output Buffers:
Output buffers are placed after the comparator, not only to amplify the signals but also to provide another option to filter out variabilities and to adjust the output zero threshold level of the comparator. The zero threshold level of the output signal can be moved when DG inverter is used [4] . The cross point of the inverter is shifted toward lower or higher input voltages by changing the bias of the BG of the pull-down TFT. The appropriate negative BG voltages can be generated on PI foil by a charge pump, which is discussed in Section VI. The sizing of the TFT of inverter are 1 mm/30 μm for the pull-down TFT and 30 μm/60 μm for the pull-up TFT. Fig. 15 ) is used to cancel the observed offset between neighboring TFTs. With offset cancellation, the minimum detectable V LSB is decreased resulting in an increase of the achieved ADC resolution. Due to the capacitive voltage divider created with the input transistor of the next stage, the overall gain of the comparator is reduced. Therefore, an additional DA stage is used to boost the gain to meet the system specification. The offset cancellation operates in two phases. In the first phase, the signals V AZ are high, resetting the input nodes of the DAs of all four stages of the comparator with voltage V cm . The output offset is stored at the capacitors. At the second phase, the inputs to be compared are set to the input of the comparator.
5) Offset Cancellation: Auto-zeroing with output offset storage (open-loop) of each stage of the comparator (see
6) DC Bias Circuitry and Dickson Charge Pump:
The system is using only two power supplies (V DD and V BIAS ), a ground and a clock. All other required bias voltage levels are generated on PI foil using four cascoded and diodeconnected TFTs as is shown (green circle) in the schematic of Fig. 15 . The system has low-level current requirements, mainly because the high-impedance nodes are biased, i.e., gates and BGs of TFTs. Therefore, the accuracy of the required generated levels; V b = 3.75 V for biasing the current sources T 0 of the comparator; and V cm = 7.5 V to reset the input T 1,2 of the DAs, is under 1%.
Output buffers, as mentioned in Section IV, need negative voltages to regulate their zero threshold level. Negative voltages are created on PI foil using a Dickson charge pump [22] , where the clock, power supply V DD , and ground of the system are inputs [see Fig. 16(a) ]. From measurements, the output voltage V SS is kept to less than 10% voltage drop for loads up to 1 nA. In addition, a laser-tunable resistive divider, formed by diode-connected TFTs, is connected to the output of the charge pump to set the optimum voltage level for biasing the BG of the output inverters of the comparator, as explained in Section IV. Note that C 2 /C 1 = 10, T 1,2 = 10 μm/15 μm, and T 3 = 10 μm/50 μm.
7) C-2C DAC:
The DAC is implemented by two C-2C capacitor networks (see Fig. 17 ), one for the sensor's input V IN (network A) and the other to form the reference value of the comparator from the minimum reference REF MIN of the sensor's operation range (network B) (see Fig. 6 ). The C-2C topology is chosen due to the excellent matching of the MIM capacitors and the small footprint. A local standard deviation of 22 fF is measured for a 11.4-pF capacitor (0.2% variation). In simulation, applying the variation on all capacitors at any of the two networks gives a minimal variation at output V C2C /V LSB = 1.78%. In addition, the capacitors are placed in a concentric way for each network so that no overlaps of the metal lines are present from the switches. The order of the capacitors is following the sequence: bit4, bit5, bit3 bit2, bit0 and bit 1 to spread any technology variations over the bits. The capacitor networks and the applied control signals (min, . . . 
B. Digital Control Block
The DCC block is used to control the switch TFTs of the C-2C networks and the offset cancellation TFTs of the comparator. The DCC has two input signals: the output of the comparator of the ADC and the clock. The DCC has 13 outputs since it is designed for 5-bit C-2C ADC. The operation principle of the DCC is described in detail in Section IV. The footprint of the digital control block measures 8.2 mm × 9.2 mm.
The digital control was implemented using pseudo-CMOS logic [23] , shown in the inset of Fig. 18 . The pseudo-CMOS logic was chosen to increase robustness and to create accurate rail-to-rail signals to drive the switches of the C-2C networks. Robust and accurate signals ensure the maintenance of the charges at the capacitors of the C-2C network and the uniformity of the injected charges to the capacitors of the C-2C network. The drawbacks of this implementation are the doubled area (four TFT inverters) and the power efficiency for the lowest power supply. Power dissipation can be improved by the optimization of the pseudo-CMOS gates [5] , where 7.5 mW is reported from 1712 TFTs comprising a digital block. For a 19-stage ring oscillator, a power reduction of up to one order of magnitude is measured with 50% increase in stage delay for the same supply voltages by optimized TFT sizing of the logic gates. Furthermore, power and area reduction can be achieved with the use of DG logic [4] already available in the technology and feedback reduces power up to 90% [25] . Finally, the use of more logic gates and improvement of the digital flow can decrease the number of used TFTs in the block.
The measured power dissipation of the DCC is P DCC = 226.1 mW at V DD = 15 V and V BIAS = 30 V. The generated control signals have a peak-to-peak voltage of V DCC = 14.34 V with accurate timing. The majority of the power is dissipated from the V BIAS branch. Reducing V BIAS to 20 V lowers the power dissipation more than three Fig. 19 . Microphotograph of the RFID-ready SAR C-2C ADC with labels indicating all the main blocks at the top and a photograph of the bent ADC die on PI foil at the bottom.
times to P DCC = 71 mW, but V DCC decreases 17% to 13.2 V. The rise time of the control signals is t rise = 27 μs and the fall time t fall = 22 μs for load of 1 pF and 1.25 M. In Fig. 18 , the response of two signals (max4 and min4) are shown for 200 Hz clock and 10 kHz clock for V DD = 15 V and V BIAS = 30 V. The maximum OFF voltage achieved is 0.09 V, which is considered sufficient to turn off the switch TFTs used in the C-2C. As seen in Fig. 9 , the drain current for V GS = 0.1 V is in the pA range for high V DS = 10 V.
C. References
The references are formed by SD metal routing, which has a resistivity of 3 /square and a good global variability σ < 0.1/square over 280-cm 2 area. More importantly, SD metal has excellent local variability, achieving 0.7% offset matching. Therefore, the references (REF MIN and REF MAX ) for the ADC are created by two pairs of resistors (R 1 and R 2 , R 3 , and R 4 ) in series biased by V DD and ground [see Fig. 16(b) ]. The four resistors are in the k range, to balance power dissipation and footprint (about 10 mm 2 ). In addition, extra space is used to make the resistor tunable by laser-cut to tweak the final value of the resistors and accommodate any sensor technology variations up to 30%. Several metal lines (n) of equal length (and resistance R) are shorted to the main resistor R (smaller than the needed one). By a step-by-step laser-cut process the lines are added to the main resistor to increase the final value of the total resistor R TOTAL = R + n · R.
D. Sensor Read-In
In this implementation, the current-source sensor readin scheme is chosen. First, because only the NTC sensor is used, and second, due to the excellent output resistance properties achieved when the BG of the TFT is connected to source (see Fig. 8 ). Output resistance up to r o = 1 G and 200 M for V GS = 3.75 V and 7.5 V is calculated from the measurements of L = 30 μm TFTs. In addition, the bias of the temperature-dependent resistor with a constant current source provides a wider output voltage range to the ADC compared to any bridge resistor configuration, without a pre-amplifier, except the case where both positive and NTC are available and matching.
IV. ANALOG-TO-DIGITAL CONVERSION
In Fig. 19 , a microphotograph of the fabricated system on PI foil with labels of the basic blocks, discussed in Section III, is shown. Also, at the bottom of Fig. 19 , a photograph of the flexible 40-μm PI die is shown demonstrating the bending properties of the substrate [24] . The footprint of the RFIDready ADC is 1.5 cm 2 . Only six pins are needed to interface the developed sensor system: two power supplies V DD and V BIAS , ground, clock, serial digital output, and analog input from the sensor (see Fig. 6 ).
Each conversion cycle starts resetting the output nodes of the DAC (DAC OUT 
A. Analog Performance Evaluation
To evaluate the analog performance of the system, only the analog part of the ADC, namely, comparator, DAC, and dc bias circuitry, is driven by an external microcontroller and a sine wave of V pp = 6 V and 416 mHz is applied to its input. The FFT of the reconstructed sine wave signal from the comparator's output is calculated and plotted in Fig. 20 to extract SNDR = 35.9 dB and calculate an ENOB = 5.7 bit for a clock of 400 Hz (26.67 S/s). The figure of merit (FoM) is also calculated as FoM = 26 nJ/c.s. for an ADC on 40-μm-thick PI foil. The power dissipation of the analog part including the dc biasing circuitry is 73 μW. Table IV shows the summary of the state-of-the-art thinfilm ADCs. The presented 6b C-2C ADC achieves state-ofthe-art FoM for unipolar technology and second best overall thin-film ADC FoM. The overall footprint of the design is, considering the large length TFT used, relatively small. The speed (26.67 S/s) of the design is rather slow, due to the required number of clocks (15) to complete the successive comparisons, compared to the ADSM implementation [19] . The load at the output of the ADC is 25 pF, due to measurement setup.
B. RFID-Ready ADC With Temperature Sensor
Furthermore, the RFID-ready version of the ADC, namely, the ADC with plastic digital control, integrated references, and sensor readin was evaluated together with a printed −4.6/°C NTC sensor on a different PI foil. A hot plate was used to gradually increase the temperature on the sensor from room temperature (25°C) to approximately 70°C. The measured output digital code from the RFID-ready ADC to the analog input of the NTC sensor is shown in Fig. 21 . The total experiment time is 42 min, due to the slow transfer of the heat from the hotplate to the sensor. The resolution of the implemented RFID-ready ADC is 5 bit, as also verified by the 32 digital codes in Fig. 21 . In addition, the estimated uncalibrated temperature is shown in Fig. 21 . The response of the output of the RFID-ready ADC to the read-in analog input is linear at the sampling speed of 13 S/s, with some outliers. The total power dissipation is 245 mW at V dd = 15 V and V BIAS = 30 V. The breakdown of the power is: 226.1 mW for digital control, 17.7 mW for reference creation, 1.425 mW for sensor readin, and 73 μW for the analog. The footprint of the six-pin RFID-ready ADC is 1.5 cm 2 .
V. CONCLUSION
This paper presents and validates an RFID-ready ADC on thin PI foil for low-cost Internet-of-Everything applications using unipolar DG ESL IGZO TFTs. The presented measurements correspond to a design that not only implements the analog part but also demonstrates the accurate dc selfbiasing and offset compensation to overcome accuracy and increase the effective resolution, digital control circuitry, laser programmable references, and sensor read-in circuitry. The analog part of the ADC achieves an ENOB = 5.7 bit and FoM = 26 nJ/c.s. from 15-V supply when driven from an external microcontroller. The RFID-ready ADC is working with an externally supplied clock up to 400 Hz to generate on foil the appropriate control signals to drive the C-2C ADC. The presented RFID-ready ADC is realized on 40-μm-thick PI foil and is demonstrated and verified together with a printed NTC sensor to enable on-skin and sensor tags applications occupying 1.5 cm 2 in L > 15-μm technology. In total, only six pins are needed to operate the ADC: two power supplies, ground, sensor's analog input, serial digital output, and clock. From 2011 to 2015, he held a post-doctoral position with the AFET Group, UW, Canada, where he was involved in CMOS driving, monitoring, and TFT circuit designs for AMOLED displays. In 2015, he joined imec, Heverlee, Belgium, as a Researcher, where he was involved in the development of analog circuits on plastic.
Dr. Papadopoulos was a recipient of the ERASMUS Scholarship from the Polytechnic University of Catalonia, Barcelona, Spain, on solution processed TFTs and circuits, in 2009.
